CS5530 datasheet(9/241 Pages) NSC

9 / 241 page

Revision 4.1

www.national.com

Architecture Overview (Continued)

1.7

DISPLAY SUBSYSTEM EXTENSIONS

The CS5530 incorporates extensions to the GXLV proces-

sor’s display subsystem. These include:

• Video Accelerator

- Buffers and formats input YUV video data from

processor

- 8-bit interface to the GXLV processor

- X & Y scaler with bilinear filter

- Color space converter (YUV to RGB)

• Video Overlay Logic

-Color key

- Data switch for graphics and video data

•Gamma RAM

- Brightness and contrast control

• Display Interface

- Integrated RGB Video DACs

- VESA DDC2B/DPMS support

- Flat panel interface

Figure 1-3 shows the data path of the display subsystem

extensions.

Figure 1-3. Display Subsystem Extensions, 8-Bit Interface

VID_DATA[7:0]

Input

Buffer 0

(3x360x32 bit)

Buffer 1

Buffer 2

Formatter

Scaler

Vertical

Filter

Horizontal

Filter

Color

Space

Converter

Formatter

Color Key

Color

Compare

PIXEL[23:0]

Bypass

Gamma

RAM

Video

Dither

8each

DAC

RGB to CRT

FP_DATA

Enable Gamma

Correction Register

CS5530 数据表(PDF) 9 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载