CS5530 datasheet(11/241 Pages) NSC

11 / 241 page

Revision 4.1

www.national.com

Architecture Overview (Continued)

1.10 PROCESSOR SUPPORT

The traditional south bridge functionality included in the

CS5530 I/O companion chip has been designed to sup-

port the GXLV processor. When combined with the GXLV

processor, the CS5530 provides a bridge which supports

a standard ISA bus and system ROM. As part of the video

subsystem, the CS5530 provides MPEG video accelera-

tion and a digital RGB interface, to allow direct connection

to TFT LCD panels. This chip also integrates a gamma

RAM and three DACs, allowing for direct connection of a

CRT monitor. Figure 1-5 shows a typical system block dia-

gram.

For detailed information regarding processor signal con-

nections refer to Section 3.1 “Processor Interface” on

page 41.

Figure 1-5. System Block Diagram

YUV Port

(Video)

RGB Port

PCI Interface

Memory

Memory Data Bus

PCI Bus

Geode™ CS5530

I/O Companion

Graphics Data

Video Data

Analog RGB

Digital RGB

CRT

TFT

Flat Panel

USB

(2 Ports)

AC97

Codec

Speakers

ROM

Audio

Micro-

phone

GPIOs

Port

(Graphics)

Geode™ GXLV

IDE Devices

SuperI/O

BIOS

ISA Bus

Ultra DMA/33 IDE Bus

Memory

Serial

Packet

DC-DC

Battery

Clocks

or TV

NTSC/PAL

Encoder

Processor

CS5530 数据表(PDF) 11 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 11 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载