| 数据搜索系统,热门电子元器件搜索 |
|
CS5530 数据表(PDF) 22 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5530 数据表(HTML) 22 Page - National Semiconductor (TI) |
|
22 / 241 page ![]() www.national.com 22 Revision 4.1 Signal Definitions (Continued) 2.2 SIGNAL DESCRIPTIONS 2.2.1 Reset Interface Signal Name Pin No. Type Description PCI_RST# C14 O PCI Reset PCI_RST# resets the PCI bus and is asserted while POR# is asserted, and for approximately 9 ms following the deassertion of POR#. POR# K24 I smt Power On Reset POR# is the system reset signal generated from the power supply to indi- cate that the system should be reset. CPU_RST K25 O CPU Reset CPU_RST resets the CPU and is asserted while POR# is asserted, and for approximately 9 ms following the deassertion of POR#. 2.2.2 Clock Interface Signal Name Pin No. Type Description PCICLK J26 I PCI Clock The PCI clock is used to drive most circuitry of the CS5530. TVCLK B2 I 5VT Television Clock The TVCLK is an input from a digital NTSC/PAL converter which is option- ally re-driven back out onto the DCLK signal under software program con- trol. This is only used if interfacing to a compatible digital NTSC/PAL encoder device. DCLK A10 O DOT Clock DOT clock is generated by the CS5530 and typically connects to the pro- cessor to create the video pixel clock. The minimum frequency of DCLK is 10 MHz and the maximum is 200 MHz. ISACLK AD6 O ISA Bus Clock ISACLK is derived from PCICLK and is typically programmed for approxi- mately 8 MHz. F0 Index 50h[2:0] is used to program the ISA clock divisor. CLK_14MHZ P24 I 14.31818 MHz Clock DOT clock (DCLK) is derived from this clock. USBCLK W1 I USBCLK This input is used as the clock source for the USB. In this mode, a 48 MHz clock source input is required. CLK_32K AE3 I/O 5VT 32KHz Clock CLK_32K is a 32.768 KHz clock used to generate reset signals, as well as to maintain power management functionality. It should be active when power is applied to the CS5530. CLK_32K can be an input or an output. As an output CLK_32K is inter- nally derived from CLK_14MHZ. F0 Index 44h[5:4] are used to program this pin. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |