| 数据搜索系统,热门电子元器件搜索 |
|
PC87373 数据表(PDF) 23 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 数据表(HTML) 23 Page - National Semiconductor (TI) |
|
23 / 174 page ![]() 1.0 Signal/Pin Connection and Description (Continued) 23 www.national.com Revision 1.1 1.4.12 Glue Functions Signal Pin(s) I/O Buffer Type Power Well Description REF5V 70 O AO VSB3 Main Highest Active Supply, Reference Output. Reference voltage equal to the highest voltage between VDD5 and VDD3. External pull-up resistor to VDD5 is required. REF5V_STBY 72 O AO VSB3 Standby Highest Active Supply, Reference Output. Reference voltage equal to the highest voltage between VSB5 and VSB3. External pull-up resistor to VSB5 is required. PS_ON 81 O OD6 VSB3 Main Power Supply On/Off Control. Active (low) level turns the main power supply (VDD) on. External pull-up resistor to VSB5 is required. PWRGD_PS 82 I INTS4 VSB3 Power Good Signal from the Power Supply. Active level indicates the Main power supply voltage is valid. PWRGD_3V 84 O O3/6 VSB3 Power Good Output. Active level indicates the Main supply voltage is valid and the reset button is not pressed. CPU_PRESENT 83 I INTS4 VSB3 CPU Present. Active (low) level indicates a processor is currently plugged in. BKFD_CUT 77 O OD6 VSB3 Backfeed-Cut Control. Power distribution control (when switching between main and standby regulators) for system transition into and out of the S3 sleep state. External pull-up resistor to VDD5 is required. LATCHED_BF_ CUT 79 O O14/14 VSB3 Latched Backfeed-Cut. Power distribution control (when switching between main and standby regulators) for system transition into and out of the S5 sleep state. FPRST 75 I INTS4 VSB3 Front Panel Reset. Active (low) level indicates that the reset button on the front panel is pressed. VSB5 71 I AI VSB3 Standby 5V Power Supply. Used for Resume Reset generation (Range: 0-5.5V, Backdrive protected). RSMRST 92 O O3/6 VSB3 Resume Reset. Power-Up reset signal based on the VSB5 supply voltage. SCK_BJT_GATE 80 O OD6 VSB3 Rambus SCK Clock Gate Control. Gates an external circuit that disables the SCK clock to the Rambus socket when the Main supply voltage is invalid. External pull-up resistor to VSB5 is required. PRIMARY_HD 67 I INTS4 VDD3 Primary Drive. Active (low) level indicates that the primary IDE drive is active. SECONDARY_HD 68 I INTS4 VDD3 Secondary Drive. Active (low) level indicates that the secondary IDE drive is active. SCSI 69 I INTS4 VDD3 SCSI Drive. Active (low) level indicates that the SCSI drive is active. HD_LED 66 O OD12 VDD3 Hard Drive LED. Red LED driver. When low, indicates that at least one drive is active. AUD_LINK_RST 100 I INT VSB3 Audio Link Reset. Controls the downstream codec. CDC_DWN_ENAB 101 I INT VSB3 Downstream Codec Enable. Controls the downstream codec. The GPIO14 signal is also connected to this pin, allowing the software to control both this input and external input pins connected to it. CDC_DWN_RST 102 O O6/12 VSB3 Downstream Codec Reset. Enables the audio CNR Board. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |