数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 65 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 65 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 61Page - National Semiconductor (TI) PC87373 Datasheet HTML 62Page - National Semiconductor (TI) PC87373 Datasheet HTML 63Page - National Semiconductor (TI) PC87373 Datasheet HTML 64Page - National Semiconductor (TI) PC87373 Datasheet HTML 65Page - National Semiconductor (TI) PC87373 Datasheet HTML 66Page - National Semiconductor (TI) PC87373 Datasheet HTML 67Page - National Semiconductor (TI) PC87373 Datasheet HTML 68Page - National Semiconductor (TI) PC87373 Datasheet HTML 69Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 174 page
background image
3.0 Device Architecture and Configuration (Continued)
65
www.national.com
Revision 1.1
3.14.5 GPIO Event Routing Register (GPEVR)
This register enables the routing of the GPIO event (see Section 5.3.2 on page 76) to an IRQ. An exception to this is GPIO14
pin of Port 1, which lacks the GPEVR register (the register is reserved). GPEVR is reset to 00h.
Power Well: VSB3
Location:
Index F2h
Type:
R/W or RO
4
R/W or
RO
EVTYPE (Event Type). This bit defines the type of the wake-up signal that issues an event from the
selected GPIO pin (see Section 5.3 on page 75).
0: Edge input (default)
1: Level input
3
R/W1S LOCKCFP (Lock Configuration of Pin). When set to 1, this bit locks the GPIO pin configuration and
data (see also Section 5.4 on page 77) by disabling writing to itself, to GPCFG1 register bits PUPCTL,
OUTTYPE and OUTENA, to all of the bits of GPCFG2 register and to the corresponding bit in GPDO
and GPDIO registers. Once set, this bit can be cleared by VDD3 Power-Up reset (or Hardware reset).
0: R/W bits are enabled for write (default)
1: All bits are RO
2
R/W or
RO
PUPCTL (Pull-Up Control). This bit controls the internal pull-up resistor of the selected GPIO pin (see
Section 5.2 on page 74).
0: Disabled (default)
1: Enabled
1
R/W or
RO
OUTTYPE (Output Type). This bit controls the output buffer type of the selected GPIO pin (see Section
5.2 on page 74).
0: Open-drain (default)
1: Push-pull
0
R/W or
RO
OUTENA (Output Enable). This bit controls the output buffer of the selected GPIO pin (see Section 5.2
on page 74).
0: TRI-STATE (default)
1: Output buffer enabled
Bit
76543210
Name
Reserved
EV2IRQ
Reset
00000000
Bit
Description
7-1
Reserved.
0
EV2IRQ (Event to IRQ Routing). Controls the routing of the event from the selected GPIO pin to IRQ (see
Section 5.3.2 on page 76).
0: Disabled (default)
1: Enabled
Bit
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com