 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87373 数据表(PDF) 71 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 数据表(HTML) 71 Page - National Semiconductor (TI) |
|
|
71 / 174 page  3.0 Device Architecture and Configuration (Continued) 71 www.national.com Revision 1.1 3.17 MUSICAL INSTRUMENT DIGITAL INTERFACE (MIDI) PORT CONFIGURATION 3.17.1 Logical Device C (MIDI) Configuration Table 27 lists the configuration registers that affect the MIDI Port. Only the last register (F0h) is described here. See Section 3.2.3 on page 36 for descriptions of the other configuration registers. All of these registers are VDD3 powered. Table 28. MIDI Configuration Registers 3.17.2 MIDI Port Configuration Register This register is reset by hardware to 00h. Power Well: VDD3 Location: Index F0h Type: R/W Usage Hints: To use MIDI enhanced features, locate the MIDI base address within the LPC Wide Generic address range. In Legacy mode, only the MIDI IN, MIDI OUT, MIDI Status and MIDI Command registers of the MIDI are user-accessible (see Section 11.3 on page 136). In Enhanced mode, all the registers listed in the MIDI chapter are accessible (see Section 11.3 on page 136). Index Configuration Register or Action Type Power Well Reset 30h Activate (see Section 3.3.1 on page 40) R/W VDD3 00h 60h Base Address MSB register R/W VDD3 03h 61h Base Address LSB register. Bit 0 (for A0) is read only, 0b. R/W VDD3 30h 70h Interrupt Number and Wake-Up on IRQ Enable register R/W VDD3 00h 71h Interrupt Type. Bit 1 is R/W; other bits are read only R/W VDD3 03h 74h Report no DMA Assignment RO VDD3 04h 75h Report no DMA Assignment RO VDD3 04h F0h MIDI Port Configuration register R/W VDD3 00h Bit 76543210 Name Reserved INT_PU_EN Reserved TRI-STATE Control Reset 00000000 Bit Description 7-4 Reserved. 3 Enhanced Mode Enable. See Usage Hints below. 0: Disabled - Legacy mode (default) 1: Enabled - Enhanced mode 2 INT_PU_EN (Internal Pull-Up Enable). When the MIDI Port functionality is selected, this bit controls the internal pull-up resistor on pin SMB2_SDA/MDRX. 0: Disabled (default) 1: Enabled 1 Reserved. 0 TRI-STATE Control. When this bit is set and the MIDI is inactive, the MIDI output pins are in TRI-STATE. 0: Disabled (default) 1: Enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
