数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 62 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 62 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 58Page - National Semiconductor (TI) PC87373 Datasheet HTML 59Page - National Semiconductor (TI) PC87373 Datasheet HTML 60Page - National Semiconductor (TI) PC87373 Datasheet HTML 61Page - National Semiconductor (TI) PC87373 Datasheet HTML 62Page - National Semiconductor (TI) PC87373 Datasheet HTML 63Page - National Semiconductor (TI) PC87373 Datasheet HTML 64Page - National Semiconductor (TI) PC87373 Datasheet HTML 65Page - National Semiconductor (TI) PC87373 Datasheet HTML 66Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 174 page
background image
3.0 Device Architecture and Configuration (Continued)
62
www.national.com
Revision 1.1
3.14 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORTS CONFIGURATION
3.14.1 General Description
The GPIO functional block includes 13 pins arranged in two ports:
q
Port 0 contains eight GPIOE pins (i.e., GPIO pins with event detection).
q
Port 1 contains four GPIOE pins and one GPIO pin.
The pins of Ports 0 and 1 have full event detection capability (see Section 1.3 on page 15), enabling them to trigger an IRQ.
In addition, through the SWC functional block, the pins of Ports 0 and 1 can trigger the SIOPME signal. An exception is the
GPIO14 pin of Port 1, which has no event detection and therefore cannot trigger IRQ or SIOPME.
All 13 GPIO pins are powered from the VSB3 well. The 10 runtime registers associated with the two ports are arranged in
the GPIO address space as shown in Table 23. Each GPIO port with wake-up event detection capability has five runtime
registers. The GPIO base address is 32-byte aligned. Address bits 4-0 are used to indicate the register offset.
The specific runtime registers implemented in the PC87373 devices are shown in Table 23. All of these registers are VSB3
powered.
Table 23. Runtime Registers in GPIO Address Space
Offset
Mnemonic
Register Name
Port
Power Well
Type
SEPDIO1 =1
1. See Section 3.14.7 on page 66
SEPDIO = 0
00h
GPDO0
GPIO Data Out 0
0
VSB3
R/W
RO
01h
GPDI0
GPIO Data In 0
VSB3
RO
RO
02h
GPEVEN0 GPIO Event Enable 0
VSB3
R/W
RO
03h
GPEVST0 GPIO Event Status 0
VSB3
R/W1C
RO
04h
GPDO1
GPIO Data Out 1
1
VSB3
R/W
RO
05h
GPDI1
GPIO Data In 1
VSB3
RO
RO
06h
GPEVEN1 GPIO Event Enable 1
VSB3
R/W
RO
07h
GPEVST1 GPIO Event Status 1
VSB3
R/W1C
RO
15h
GPDIO0
GPIO Data In/Out 0
0
VSB3
R/W
R/W
16h
GPDIO1
GPIO Data In/Out 1
1
VSB3
R/W
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com