数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 79 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 79 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 75Page - National Semiconductor (TI) PC87373 Datasheet HTML 76Page - National Semiconductor (TI) PC87373 Datasheet HTML 77Page - National Semiconductor (TI) PC87373 Datasheet HTML 78Page - National Semiconductor (TI) PC87373 Datasheet HTML 79Page - National Semiconductor (TI) PC87373 Datasheet HTML 80Page - National Semiconductor (TI) PC87373 Datasheet HTML 81Page - National Semiconductor (TI) PC87373 Datasheet HTML 82Page - National Semiconductor (TI) PC87373 Datasheet HTML 83Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 174 page
background image
5.0 General-Purpose Input/Output (GPIO) Ports (Continued)
79
www.national.com
Revision 1.1
5.4.5
GPIO Event Enable Register (GPEVEN)
Power Well: VSB3
Location:
Device specific
Type:
R/W or RO
5.4.6
GPIO Event Status Register (GPEVST)
Power Well: VSB3
Location:
Device specific
Type:
R/W1C or RO
5.4.7
GPIO Data In/Out Register (GPDIO)
Power Well: VSB3
Location:
Device specific
Type:
R/W
Bit
76543210
Name
EVTENA
Reset
00000000
Bit
Description
7-0
EVTENA (Event Enable). Bits 7-0 correspond to pins 7-0 of the specific Port. Each bit enables system
notification by the corresponding GPIO pin. The bit has no effect on the corresponding Status bit in GPEVST
register.
0: Event pending by corresponding GPIO pin masked
1: Event pending by corresponding GPIO pin enabled
Bit
76543210
Name
EVTSTAT
Reset
00000000
Bit
Description
7
−0 EVTSTAT (Event Status). Bits 7−0 correspond to pins 7−0 of the specific Port. The setting of each bit is
independent of the Event Enable bit in GPEVEN register. An active event sets the Status bit, which may be
cleared only by software writing 1 to the bit.
0: No active edge or level detected since last cleared
1: Active edge or level detected
Bit
76543210
Name
DATAINOUT
Reset Write
11111111
Reset Read
XXXXXXXX
Bit
Description
7-0
DATAINOUT (Data In/Out). Bits 7-0 correspond to pins 7-0 of the specific Port. The value of each bit
determines the value driven on the corresponding GPIO pin when its output buffer is enabled. Writing to the bit
latches the written data unless the bit is locked by the GPCFG register Lock bit. Reading each bit returns the
value of the corresponding GPIO pin. Pin configuration and the data-out value may influence the pin value.
0: Corresponding pin driven to low; pin level read low.
1: Corresponding pin driven or released (according to buffer type selection) to high; pin level read high (default).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com