数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 70 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 70 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 66Page - National Semiconductor (TI) PC87373 Datasheet HTML 67Page - National Semiconductor (TI) PC87373 Datasheet HTML 68Page - National Semiconductor (TI) PC87373 Datasheet HTML 69Page - National Semiconductor (TI) PC87373 Datasheet HTML 70Page - National Semiconductor (TI) PC87373 Datasheet HTML 71Page - National Semiconductor (TI) PC87373 Datasheet HTML 72Page - National Semiconductor (TI) PC87373 Datasheet HTML 73Page - National Semiconductor (TI) PC87373 Datasheet HTML 74Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 174 page
background image
3.0 Device Architecture and Configuration (Continued)
70
www.national.com
Revision 1.1
3.16 GAME PORT (GMP) CONFIGURATION
3.16.1 Logical Device B (GMP) Configuration
Table 27 lists the configuration registers that affect the Game Port. Only the last register (F0h) is described here. See Sec-
tion 3.2.3 on page 36 for descriptions of the other configuration registers. All of these registers are VDD3 powered.
Table 27. GMP Configuration Registers
3.16.2 Game Port Configuration Register
This register is reset by hardware to 00h.
Power Well: VDD3
Location:
Index F0h
Type:
R/W
Index
Configuration Register or Action
Type
Power Well
Reset
30h Activate (see Section 3.3.1 on page 40)
R/W
VDD3
00h
60h Base Address MSB register
R/W
VDD3
02h
61h Base Address LSB register
R/W
VDD3
01h
70h Interrupt Number and Wake-Up on IRQ Enable register
RO
VDD3
00h
71h Interrupt Type
RO
VDD3
03h
74h Report no DMA Assignment
RO
VDD3
04h
75h Report no DMA Assignment
RO
VDD3
04h
F0h Game Port Configuration register
R/W
VDD3
00h
Bit
76543210
Name
Reserved
DBNC_EN
Reserved
INT_PU_EN
Reserved
TRI-STATE
Control
Reset
00000000
Bit
Description
7-5
Reserved.
4
DBNC_EN (Debounce Enable). When set to 1, this bit enables a 16 ms input debouncer on the Button 0 and
Button 1 input pins of Device A and Device B (pins 3V_DDCSCL/GPIOE13/JYABT0,
5V_DDCSCL/GPIOE11/JYABT1, 3V_DDCSDA/GPIOE12/JYBBT0, 5V_DDCSDA/GPIOE10/JYBBT1).
0: Disabled (default)
1: Enabled
3
Reserved.
2
INT_PU_EN (Internal Pull-Up Enable). When the GMP functionality is selected, this bit controls the internal
pull-up resistor on pins 3V_DDCSCL/GPIOE13/JYABT0, 5V_DDCSCL/GPIOE11/JYABT1,
3V_DDCSDA/GPIOE12/JYBBT0, 5V_DDCSDA/GPIOE10/JYBBT1.
0: Disabled (default)
1: Enabled
1
Reserved.
0
TRI-STATE Control. When the bit is set and the GMP is inactive, the GMP output pins are in TRI-STATE.
0: Disabled (default)
1: Enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com