数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 48 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 48 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 44Page - National Semiconductor (TI) PC87373 Datasheet HTML 45Page - National Semiconductor (TI) PC87373 Datasheet HTML 46Page - National Semiconductor (TI) PC87373 Datasheet HTML 47Page - National Semiconductor (TI) PC87373 Datasheet HTML 48Page - National Semiconductor (TI) PC87373 Datasheet HTML 49Page - National Semiconductor (TI) PC87373 Datasheet HTML 50Page - National Semiconductor (TI) PC87373 Datasheet HTML 51Page - National Semiconductor (TI) PC87373 Datasheet HTML 52Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 174 page
background image
3.0 Device Architecture and Configuration (Continued)
48
www.national.com
Revision 1.1
3.7.7
SuperI/O Revision ID Register (SRID)
This register contains the ID number of the specific family member (Chip ID) and the chip revision number (Chip Rev). The
PC87373 is identified by the value ‘000’. The Chip Rev is incremented on each revision.
Power Well: VSB3
Location:
Index 27h
Type:
RO
3.7.8
Clock Generator Control Register (CLOCKCF)
Power Well: VSB3
Location:
Index 29h
Type:
Varies per bit
Bit
76543210
Name
Chip ID
Chip Rev
Reset
0
0
0
XXXXX
Bit
Description
7-5
Chip ID. These bits identify a specific device of a family.
4-0
Chip Rev. These bits identify the device revision.
Bit
76
5
43210
Name
HFCGEN
Reserved
CKVALID
Reserved
Reset
0
0
0
00000
Bit
Type
Description
7
R/W1S HFCGEN (Clock Generator Enable). When set to 1, this bit enables the operation of the Clock
Generator, and locks the configuration register CLOCKCF by disabling writing to all its bits (including to
the HFCGEN bit itself). Once set, this bit can be cleared by VDD3 Power-Up reset (or Hardware reset).
0: Clock Generator disabled; the R/W bits are enabled for write (default).
1: Clock Generator enabled; all the bits are RO.
6-5
Reserved.
4RO
CKVALID (Valid Clock Generator, Clock Status). This bit indicates the status of the on-chip, 48 MHz
Clock Generator and controls the generator output clock signal. The PC87373 modules using this clock
may be enabled (see Section 3.3.1 on page 40) only after this bit is read high (generator clock is valid).
0: Generator output clock frozen (default)
1: Generator output clock active (stable and toggling)
3-0
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com