PC87373 datasheet(39/174 Pages) NSC

39 / 174 page

3.0 Device Architecture and Configuration (Continued)

www.national.com

Revision 1.1

Control Registers

The only implemented control register for each logical device is the Activate register at index 30h. Bit 0 of the Activate

register controls the activation of the associated functional block. Activation enables access to the functional block’s runtime

registers and attaches its system resources, which are unassigned as long as it is not activated. Other effects may apply on

a function-specific basis (such as clock enable and active pinout signaling). Access to the configuration register of the logical

device is enabled even when the logical device is not activated.

Standard Conﬁguration Registers

The standard configuration registers manage the PnP resource allocation to the functional blocks. The I/O port base address

descriptor 0 is a pair of registers at Index 60

−61h that hold the first 16-bit base address for the register set of the functional

block. An optional 16-bit second base-address (descriptor 1) at index 62

−63h is used for logical devices with more than one

continuous register set. Interrupt Number and Wake-Up on IRQ Enable (index 70h) and IRQ Type Select (index 71h) allocate

an IRQ line to the block and control its type. DMA Channel Select 0 (index 74h) allocates a DMA channel to the block, where

applicable. DMA Channel Select 1 (index 75h) allocates a second DMA channel, where applicable.

Vendor-Deﬁned Logical Device Conﬁguration Register

The vendor-defined logical device registers start at index F0h and control function-specific parameters such as operation

modes, power saving modes, pin TRI-STATE, clock rate selection and non-standard extensions to generic functions.

3.2.5

Default Configuration Setup

The default configuration setup of the PC87373 device is determined by the four reset types described in Section 2.2 on

page 29. See the specific register descriptions for the bits affected by each reset source.

In the event of a VSB Power-Up reset, the following default configuration is set up:

• All lock bits in the configuration registers are reset (the protected bits are unlocked).

• All the unlocked bits in the configuration registers powered by the V

SB3 plane are reset to their default values.

In the event of a VDD Power-Up (also induced by VSB Power-Up reset) or Hardware reset, the PC87373 device wakes up

with the following default configuration setup:

• The configuration base address is 2Eh or 4Eh, according to the BADDR strap pin value, as shown in Table 7 on page 34.

• All lock bits in the configuration registers are reset (the protected bits are unlocked).

• All the actions performed by the Software reset are executed.

If a Software reset occurs, the PC87373 device wakes up with the following default configuration setup:

• All the unlocked bits in the configuration registers powered by the V

DD3 plane are reset to their default values.

• All logical devices are disabled (the Activation bit is reset) and the V

SB-powered logical devices (GPIO and SWC) remain

functional but their registers cannot be accessed by the host.

• Standard configuration registers of all logical devices are set to their default values.

• National Semiconductor proprietary functions are not assigned with any default resources, and the default values of their

base addresses are all 00h.

• All Legacy devices (Serial Ports, Parallel Port, Floppy Disk Controller, Keyboard and Mouse Controller, MIDI Port and

Game Port) and the FSCM device are reset. Default values are loaded into the Legacy module runtime registers.

PC87373 数据表(PDF) 39 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 39 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载