PC87373 datasheet(92/174 Pages) NSC

92 / 174 page

6.0 System Wake-Up Control (SWC) (Continued)

www.national.com

Revision 1.1

6.3.5

Special LED Control Register (XLEDCTL)

This register configures the Special LED Control of the two LEDs connected to pins GRN_LED and YLW_LED of the

PC87373 device. It is reset to 00h.

Power Well: VDD3

Location:

Offset 02h, when LED_OPT = 10 in SWC_CTL register

Type:

R/W or RO

Bit

43210

Name

Reserved

SLP_S1

SW_CTL

Reset

00000

Bit

Description

7-2

Reserved.

SLP_S1 (Sleep State S1 Select). When set to 1 by the software, this bit indicates that the system will enter an

S1 sleep state. The value of this bit controls the operation mode of GRN_LED and YLW_LED, as shown in Table

36.

0: System in working state (S0), or in S3-S5 sleep states (default)

1: System in S1 sleep state

SW_CTL (Software LEDs Control). This bit controls the operation mode of GRN_LED and YLW_LED, as

shown in Table 36.

0: Normal (default)

1: Bit set by software

Table 36. Special control of the GRN_LED and YLW_LED

System State

SLP_S5

SLP_S3

SLP_S1

Bit

PWRGD_PS

SW_CTL

Bit

GRN_LED

YLW_LED

Soft Off (S5)

1. In this table, X is either logic “1” or logic “0”.

XXX

Sleep State S3

Blink2

2. Blink rate is 1 Hz with a duty cycle of 50%.

Sleep State S1

Working (S0),

Power not good

Blink

Working (S0), Power

good, no SW_CTL

0100

TRI-STATE

Working (S0), Power

good, and SW_CTL

TRI-STATE

PC87373 数据表(PDF) 92 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 92 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载