 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87373 数据表(PDF) 49 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 数据表(HTML) 49 Page - National Semiconductor (TI) |
|
|
49 / 174 page  3.0 Device Architecture and Configuration (Continued) 49 www.national.com Revision 1.1 3.8 FLOPPY DISK CONTROLLER (FDC) CONFIGURATION 3.8.1 General Description The generic FDC is a standard FDC with a digital data separator and is DP8473 and N82077 software compatible. The PC87373 FDC supports 14 of the 17 standard FDC signals described in the generic Floppy Disk Controller (FDC) chapter, including the following (see Section 12.1 on page 140): • FM and MFM modes are supported. To select either mode, set bit 6 of the first command byte when writing to/reading from a diskette, where: 0 = FM mode 1 = MFM mode • A logic 1 is returned during LPC I/O read cycles by all register bits reflecting the state of floating (TRI-STATE) FDC pins. Exceptions to standard FDC are: • Automatic media sense using MSEN0 and MSEN1 signals is not supported. • DRATE1 is not supported. • DR1 is not supported. • MTR1 is not supported. The FDC functional block registers are shown in Section 12.1 on page 140. All of these registers are VDD3 powered. 3.8.2 Logical Device 0 (FDC) Configuration Table 16 lists the configuration registers that affect the FDC. Only the last two registers (F0h and F1h) are described here. See Section 3.2.3 on page 36 for descriptions of the other configuration registers. All of these registers are VDD3 powered. Table 16. FDC Configuration Register Index Configuration Register or Action Type Power Well Reset 30h Activate (see Section 3.3.1 on page 40) R/W VDD3 00h 60h Base Address MSB register. Bits 7-3 (for A15-11) are read only, ‘00000’. R/W VDD3 03h 61h Base Address LSB register. Bits 2 and 0 (for A2 and A0) are read only, ‘00’. R/W VDD3 F2h 70h Interrupt Number and Wake-Up on IRQ Enable register R/W VDD3 06h 71h Interrupt Type. Bit 1 is read/write; other bits are read only. R/W VDD3 03h 74h DMA Channel Select R/W VDD3 02h 75h Report no second DMA assignment RO VDD3 04h F0h FDC Configuration register R/W VDD3 24h F1h Drive ID register R/W VDD3 00h F8h FDC Configuration register (mirror of the register at index F0h) R/W VDD3 24h |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
