PC87373 datasheet(74/174 Pages) NSC

74 / 174 page

5.0 General-Purpose Input/Output (GPIO) Ports (Continued)

www.national.com

Revision 1.1

The functionality of the GPIO port is divided into:

• Basic functionality: Includes configuration of, writing to and reading from the GPIO pins (described in Section 5.2)

• Enhanced functionality: Includes wake-up event detection and system notification (described in Section 5.3)

In addition, the GPIO port can be operated in one of the following modes:

• Separate Data I/O: Separate registers are available for Data In (GPDI) and for Data Out (GPDO) in addition to the Data

In/Out register (GPDIO) and to the enhanced functionality registers (GPEVST and GPEVEN).

• Common Data I/O: Only the Data In/Out register (GPDIO) is available.

5.2 BASIC FUNCTIONALITY

The basic functionality of each GPIO pin is based on four configuration bits and a bit slice of runtime registers GPDO and

GPDI (or GPDIO). The configuration and operation of a single pin GPIOXn (pin ‘n’ in port ‘X’) is shown in Figure 10.

Figure 10. GPIO Basic Functionality

5.2.1

Configuration Options

The GPCFG1 register controls the following basic configuration options, as shown in Figure 10:

• Port Direction: Controlled by Output Enable (bit 0).

• Output Type: Push-pull vs. open-drain; it is controlled by Output Buffer Type (bit 1) by enabling/disabling the upper tran-

sistor of the output buffer.

• Static Pull-Up: May be added to any type of port (input, open-drain or push-pull). It is controlled by Pull-Up Control (bit 2).

• Pin Lock: GPIO pin may be locked to prevent any changes in the output value and/or the output configuration. The lock

is controlled by bit 3. It disables writes to GPDO and GPDIO registers bits, to bits 3

−0 of GPCFG1 register (including the

Lock bit itself) and to bit 4 of GPCFG2 register.

Data Out

Data In

Output

Enable

Output

Lock

Type

Static

Pull-Up

Enable

Push-Pull =1

Pull-Up

Control

Read Only

Read/Write

(Bit 3)

(Bit 2)

(Bit 1)

(Bit 0)

Lock

GPIO Pin Conﬁguration Registers 1 and 2

(GPCFG1)

LPC Bus

VDD-Powered

Load

(Bit 4)

Lock

No_Vdd

(GPCFG2)

(GPDI)

(GPDO)

Lock

PC87373 数据表(PDF) 74 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 74 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87373 数据表(PDF) 74 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 74 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载