PC87373 datasheet(101/174 Pages) NSC

101 / 174 page

6.0 System Wake-Up Control (SWC) (Continued)

101

www.national.com

Revision 1.1

6.4.7

General-Purpose Status 1 Register 3 (GPE1_STS_3)

This register contains “child” events 24-31 of the GPE1_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the level

of the hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: VSB3

Location:

Offset 0Bh

Type:

R/W1C

RI2_EVT_STS (RI2 Event Status). Indicates that a telephone ring signal was received at Serial Port 2 and the

event was identiﬁed by the RI Wake-Up Detector. This bit is set by a high-to-low transition at the RI2 pin (see

Section 6.2.1 on page 81). Writing 1 clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: A telephone ring signal was received at Serial Port 2

Reserved.

Bit

76543210

Name

Reserved

MOD_IRQ

_STS

MS_IRQ

_STS

KBD_IRQ

_STS

Reserved

Reset

00000000

Bit

Description

7-5

Reserved.

MOD_IRQ_STS (Modules IRQ Event Status). Indicates that an IRQ was generated by one of the Legacy

modules (FDC, Parallel Port, Serial Ports 1 and 2, and MIDI Port) or the Fan Speed Control and Monitor. This

bit is set only if the IRQ is enabled for wake-up (bit 4 of the Standard conﬁguration register at index 70h) and

the related module is active; see Section 3.2.3 on page 36. Writing 1 clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: An enabled IRQ from one of the Legacy modules or the Fan Speed Control and Monitor is active

MS_IRQ_STS (Mouse IRQ Event Status). Indicates that an IRQ was generated by the mouse interface section

of the KBC module. This bit is set only if the IRQ is enabled for wake-up (bit 4 of the Mouse Logical Device

conﬁguration register at index 70h) and the KBC module is active (see Section 3.2.3 on page 36). Writing 1

clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: An enabled IRQ from the mouse interface section of the KBC module is active

KBD_IRQ_STS (Keyboard IRQ Event Status). Indicates that an IRQ was generated by the keyboard interface

section of the KBC module. This bit is set only if the IRQ is enabled for wake-up (bit 4 of the Keyboard Logical

Device conﬁguration register at index 70h) and the KBC module is active (see Section 3.2.3 on page 36). Writing

1 clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: An enabled IRQ from the keyboard interface section of the KBC module is active

1-0

Reserved.

Bit

Description

PC87373 数据表(PDF) 101 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 101 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87373 数据表(PDF) 101 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 101 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载