PC87373 datasheet(128/174 Pages) NSC

128 / 174 page

10.0 Game Port (GMP) (Continued)

128

www.national.com

Revision 1.1

10.3 GAME PORT REGISTERS

The following abbreviations are used to indicate the Register Type:

R/W

= Read/Write.

= Read from register (write to the same address is to a different register).

= Write (see above).

= Read Only.

= Write Only. Reading from the bit returns 0.

R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.

10.3.1 Game Port Register Map

The following table lists the Game Port registers. For the Game Port register bitmap, see Section 10.4 on page 129. The

Game Port registers are VDD3 powered.

10.3.2 Game Port Status Register (GMPST)

Reading this register returns the status and the state of Device A and B button and Axis pins, as defined in the table below.

Writing to the offset of this register initiates a game device position reading process by forcing a low pulse to be driven on

the axis pins.

Power Well: VDD3

Location:

Offset 00h

Type:

Table 47. Game Port Register Map

Offset

Mnemonic

Type

Power Well

00h

GMPST

Game Port Status

VDD3

Bit

76543210

Name

Device B

Button 1

Pin Status

Device B

Button 0

Pin Status

Device A

Button 1

Pin Status

Device A

Button 0

Pin Status

Device B

Y-Axis Pin

Status

Device B

X-Axis Pin

Status

Device A

Y-Axis Pin

Status

Device A

X-Axis Pin

Status

Reset

XXXXXXXX

Bit

Type

Description

7RO

Device B Button 1 Pin Status. This bit directly reﬂects the status of Device B Button 1 input pin.

0: Low

1: High

6RO

Device B Button 0 Pin Status. This bit directly reﬂects the status of Device B Button 0 input pin.

0: Low

1: High

5RO

Device A Button 1 Pin Status. This bit directly reﬂects the status of Device A Button 1 input pin.

0: Low

1: High

4RO

Device A Button 0 Pin Status. This bit directly reﬂects the status of Device A Button 0 input pin.

0: Low

1: High

3RO

Device B Y-Axis Pin Status. This bit reﬂects the state of Device B Y-axis input pin.

0: JOYBY pin is driven low

1: JOYBY pin is released for charging

PC87373 数据表(PDF) 128 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 128 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

PC87373 数据表(PDF) 128 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 128 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载