| 数据搜索系统,热门电子元器件搜索 |
|
LAN9252/ML 数据表(PDF) 19 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 数据表(HTML) 19 Page - Microchip Technology |
|
19 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 19 LAN9252 Note 3: In copper mode, either channel 1 or 2 may function as the transmit pair while the other channel functions as the receive pair. The pin name symbols for the twisted pair pins apply to a normal connection. If HP Auto- MDIX is enabled and a reverse connection is detected or manually selected, the RX and TX pins will be swapped internally. Note 4: Configuration strap pins are identified by an underlined symbol name. Configuration strap values are latched on power-on reset or RST# de-assertion. Refer to Section 7.0, "Configuration Straps," on page 51 for more information. 1 Port BTP TX/RX Positive Channel 2 RXPB AIO Port B Twisted Pair Transmit/Receive Positive Channel 2. See Note 3. Port B FX RX Positive AI Port B Fiber Receive Positive. 1 Port B TP TX/RX Negative Channel 2 RXNB AIO Port B Twisted Pair Transmit/Receive Negative Channel 2. See Note 3. Port B FX RX Negative AI Port B Fiber Receive Negative. 1 Port B FX Signal Detect (SD) FXSDB ILVPECL Port B Fiber Signal Detect. When FX-LOS mode is not selected, this pin functions as the Signal Detect input from the external transceiver. A level above 2 V (typ.) indicates valid signal. When FX-LOS mode is selected, the input buffer is disabled. Port B FX Loss Of Signal (LOS) FXLOSB IS (PU) Port B Fiber Loss of Signal. When FX-LOS mode is selected (via fx_los_strap_2), this pin functions as the Loss of Signal input from the external trans- ceiver. A high indicates LOS while a low indicates valid signal. When FX-LOS mode is not selected, the input buffer and pull-up are disabled. Port B FX-SD Enable Strap FXSDENB AI Port B FX-SD Enable. When FX-LOS mode is not selected, this strap input selects between FX-SD and copper twisted pair mode. A level above 1 V (typ.) selects FX-SD. When FX-LOS mode is selected, the input buffer is disabled. See Note 4. Note: Port B is connected to EtherCAT port 1. TABLE 3-4: LAN PORT B PIN DESCRIPTIONS (CONTINUED) Num Pins Name Symbol Buffer Type Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |