LAN9252SLASHML datasheet(57/329 Pages) MICROCHIP

57 / 329 page

 2015 Microchip Technology Inc.

DS00001909A-page 57

LAN9252

8.3.1

INTERRUPT CONFIGURATION REGISTER (IRQ_CFG)

This read/write register configures and indicates the state of the IRQ signal.

Offset:

054h

Size:

32 bits

Bits

Description

Type

Default

31:24

Interrupt De-assertion Interval (INT_DEAS)

This field determines the Interrupt Request De-assertion Interval in multiples

of 10 microseconds.

Setting this field to zero causes the device to disable the INT_DEAS Interval,

reset the interval counter and issue any pending interrupts. If a new, non-zero

value is written to this field, any subsequent interrupts will obey the new set-

ting.

R/W

00h

23:15

RESERVED

Interrupt De-assertion Interval Clear (INT_DEAS_CLR)

Writing a 1 to this register clears the de-assertion counter in the Interrupt

Controller, thus causing a new de-assertion interval to begin (regardless of

whether or not the Interrupt Controller is currently in an active de-assertion

interval).

0: Normal operation

1: Clear de-assertion counter

R/W

Interrupt De-assertion Status (INT_DEAS_STS)

When set, this bit indicates that the interrupt controller is currently in a de-

assertion interval and potential interrupts will not be sent to the IRQ pin.

When this bit is clear, the interrupt controller is not currently in a de-assertion

interval and interrupts will be sent to the IRQ pin.

0: Interrupt controller not in de-assertion interval

1: Interrupt controller in de-assertion interval

Master Interrupt (IRQ_INT)

This read-only bit indicates the state of the internal IRQ line, regardless of the

setting of the IRQ_EN bit, or the state of the interrupt de-assertion function.

When this bit is set, one of the enabled interrupts is currently active.

0: No enabled interrupts active

1: One or more enabled interrupts active

11:9

RESERVED

IRQ Enable (IRQ_EN)

This bit controls the final interrupt output to the IRQ pin. When clear, the IRQ

output is disabled and permanently de-asserted. This bit has no effect on any

internal interrupt status bits.

0: Disable output on IRQ pin

1: Enable output on IRQ pin

R/W

7:5

RESERVED

LAN9252/ML 数据表(PDF) 57 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 57 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LAN9252/ML 数据表(PDF) 57 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 57 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载