LAN9252SLASHML datasheet(80/329 Pages) MICROCHIP

80 / 329 page

LAN9252

DS00001909A-page 80

 2015 Microchip Technology Inc.

Note 3: ALELO and/or ALEHI qualified with the CS.

Note 4: RD_WR and ENB signaling.

Note 5:

No interposed address phase.

Note 6: RD and WR signaling.

Note:

Timing values are with respect to an equivalent test load of 25 pF.

9.4.5.2

Write Timing Requirements

If RD and WR signaling is used, a host write cycle begins when WR is asserted with CS active. The cycle ends when

WR is de-asserted. CS maybe asserted and de-asserted along with WR but not during WR active.

Alternatively, if RD_WR and ENB signaling is used, a host write cycle begins when ENB is asserted with CS active and

RD_WR indicating a write. The cycle ends when ENB is de-asserted. CS maybe asserted and de-asserted along with

ENB but not during ENB active.

Please refer to Section 9.4.4, "Multiplexed Addressing Mode Functional Timing Diagrams," on page 68 for functional

descriptions.

FIGURE 9-22:

MULTIPLEXED ADDRESSING WRITE CYCLE TIMING

ALEHI

AD[7:0] input

ALELO

AD[15:8] input

ENB, WR

tadrs

tadrh

tcsale

talewr

twr

twale

twrwr

twrrd

twrale

twrcyc

RD_WR

trdwrs

trdwrh

tcswr

twrcs

tds

tdh

taleale

LAN9252/ML 数据表(PDF) 80 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 80 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载