数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN9252/ML 数据表(PDF) 92 Page - Microchip Technology

部件名 LAN9252/ML
功能描述  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

LAN9252/ML 数据表(HTML) 92 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 88Page - Microchip Technology LAN9252/ML Datasheet HTML 89Page - Microchip Technology LAN9252/ML Datasheet HTML 90Page - Microchip Technology LAN9252/ML Datasheet HTML 91Page - Microchip Technology LAN9252/ML Datasheet HTML 92Page - Microchip Technology LAN9252/ML Datasheet HTML 93Page - Microchip Technology LAN9252/ML Datasheet HTML 94Page - Microchip Technology LAN9252/ML Datasheet HTML 95Page - Microchip Technology LAN9252/ML Datasheet HTML 96Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 329 page
background image
LAN9252
DS00001909A-page 92
 2015 Microchip Technology Inc.
9.5.6.2
Index Register Data Access
The figures in this section detail index register read and write operations in indexed address mode for 16 and 8-bit
modes.
16-BIT READ AND WRITE
For writes, the address is set to access the lower WORD of one of the Index Registers. Data on D[15:0] is written on
the trailing edge of WR. The cycle repeats for the upper WORD of the Index Register, if desired by the host.
For reads, the address is set to access the lower WORD of one of the Index Registers. Read data is driven on D[15:0]
during RD active. The cycle repeats for the upper WORD of the Index Register, if desired by the host.
8-BIT READ AND WRITE
For writes, the address is set to access the lower BYTE of one of the Index Registers. Data on D[7:0] is written on the
trailing edge of WR. D[15:8] pins are not used or driven. The cycle repeats for the remaining BYTEs of the Index Reg-
ister, if desired by the host.
For reads, the address is set to access the lower BYTE of one of the Index Registers. Read data is driven on D[7:0]
during RD active. D[15:8] pins are not used or driven. The cycle repeats for the remaining BYTEs of the Index Register,
if desired by the host.
Note:
The upper WORD of Index Registers is reserved and don’t care. Therefore reads and writes to that WORD
are not useful.
FIGURE 9-27:
INDEXED ADDRESSING INDEX REGISTER ACCESS - 16-BIT WRITE/READ
CS
RD
WR
INDEX,1'b0
Index 15:8
D[15:8]
A[4:1]
INDEX,1'b1
8'hXX
Index 7:0
D[7:0]
8'hXX
INDEX,1'b0
Index 15:8
Index 7:0
INDEX,1'b1
8'hXX
8'hXX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com