| 数据搜索系统,热门电子元器件搜索 |
|
LAN9252/ML 数据表(PDF) 72 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 数据表(HTML) 72 Page - Microchip Technology |
|
72 / 329 page ![]() LAN9252 DS00001909A-page 72 2015 Microchip Technology Inc. 8-BIT READ WITH SUPPRESSED ALEHI The address is latched sequentially from AD[7:0]. A read on AD[7:0] follows. AD[15:8] pins are not used or driven. The lower address is then updated to access the other BYTEs. 8-BIT WRITE The address is latched sequentially from AD[7:0]. A write on AD[7:0] follows. AD[15:8] pins are not used or driven. The cycle is repeated for the other BYTEs of the DWORD. FIGURE 9-9: MULTIPLEXED ADDRESSING WITH DUAL PHASE LATCHING - 8-BIT READS WITHOUT ALEHI FIGURE 9-10: MULTIPLEXED ADDRESSING WITH DUAL PHASE LATCHING - 8-BIT WRITE AD[15:8] ALELO ALEHI CS RD WR AD[7:0] Address Low Address High Data 7:0 Optional Address+1 Low Data 15:8 Optional Hi-Z Address+2 Low Data 23:16 Optional Address+3 Low Data 31:24 Optional ALELO ALEHI CS RD WR Address Low Address High Data 7:0 Optional Address+1 Low Address High Data 15:8 Optional Address+2 Low Address High Data 23:16 Address+3 Low Address High Data 31:24 Hi-Z Optional Optional AD[15:8] AD[7:0] |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |