LAN9252SLASHML datasheet(59/329 Pages) MICROCHIP

59 / 329 page

 2015 Microchip Technology Inc.

DS00001909A-page 59

LAN9252

8.3.2

INTERRUPT STATUS REGISTER (INT_STS)

This register contains the current status of the generated interrupts. A value of 1 indicates the corresponding interrupt

conditions have been met, while a value of 0 indicates the interrupt conditions have not been met. The bits of this register

reflect the status of the interrupt source regardless of whether the source has been enabled as an interrupt in the Inter-

rupt Enable Register (INT_EN). Where indicated as R/WC, writing a 1 to the corresponding bits acknowledges and

clears the interrupt.

Offset:

058h

Size:

32 bits

Bits

Description

Type

Default

Software Interrupt (SW_INT)

This interrupt is generated when the Software Interrupt Enable

(SW_INT_EN) bit of the Interrupt Enable Register (INT_EN) is set high.

Writing a one clears this interrupt.

R/WC

Device Ready (READY)

This interrupt indicates that the device is ready to be accessed after a

power-up or reset condition.

R/WC

RESERVED

PHY B Interrupt Event (PHY_INT_B)

This bit indicates an interrupt event from PHY B. The source of the interrupt

can be determined by polling the PHY x Interrupt Source Flags Register

(PHY_INTERRUPT_SOURCE_x).

PHY A Interrupt Event (PHY_INT_A)

This bit indicates an interrupt event from PHY A. The source of the interrupt

can be determined by polling the PHY x Interrupt Source Flags Register

(PHY_INTERRUPT_SOURCE_x).

25:23

RESERVED

21:20

RESERVED

GP Timer (GPT_INT)

This interrupt is issued when the General Purpose Timer Count Register

(GPT_CNT) wraps past zero to FFFFh.

R/WC

RESERVED

Power Management Interrupt Event (PME_INT)

This interrupt is issued when a Power Management Event is detected as

configured in the Power Management Control Register (PMT_CTRL). Writ-

ing a '1' clears this bit. In order to clear this bit, all unmasked bits in the

Power Management Control Register (PMT_CTRL) must first be cleared.

Note:

The Interrupt De-assertion interval does not apply to the PME

interrupt.

R/WC

16:13

RESERVED

LAN9252/ML 数据表(PDF) 59 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

LAN9252/ML 数据表(PDF) 59 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 59 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载