CS5530 datasheet(210/241 Pages) NSC

210 / 241 page

www.national.com

210

Revision 4.1

I/O Port 0D0h (R/W)

Read

DMA Status Register, Channels 7:4

Channel 7 Request: Request pending? 0 = No; 1 = Yes.

Channel 6 Request: Request pending? 0 = No; 1 = Yes.

Channel 5 Request: Request pending? 0 = No; 1 = Yes.

Undefined

Channel 7 Terminal Count: TC reached? 0 = No; 1 = Yes.

Channel 6 Terminal Count: TC reached? 0 = No; 1 = Yes.

Channel 5 Terminal Count: TC reached? 0 = No; 1 = Yes.

Undefined

Write

DMA Command Register, Channels 7:4

DACK Sense: 0= Active high; 1= Active low.

DREQ Sense: 0 = Active high; 1 = Active low.

Write Selection: 0 = Late write; 1 = Extended write.

Priority Mode: 0 = Fixed; 1 = Rotating.

Timing Mode: 0 = Normal; 1 = Compressed.

Channels 7:4: 0 = Disable; 1 = Enable.

1:0

Reserved: Set to 0.

I/O Port 0D2h (WO)

Software DMA Request Register, Channels 7:4

7:3

Reserved: Set to 0.

Request Type: 0= Reset; 1= Set.

1:0

Channel Number Request Select: 00 = Illegal; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.

I/O Port 0D4h (R/W)

DMA Channel Mask Register, Channels 7:0

7:3

Reserved: Set to 0.

Channel Mask: 0 = Not masked; 1 = Masked.

1:0

Channel Number Mask Select: 00 = Channel 4; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.

I/O Port 0D6h (WO)

DMA Channel Mode Register, Channels 7:4

7:6

Transfer Mode: 00 = Demand; 01 = Single; 10 = Block; 11 = Cascade.

Address Direction: 0 = Increment; 1 = Decrement.

Auto-initialize: 0 = Disabled; 1 = Enable.

3:2

Transfer Type: 00 = Verify; 01 = Memory read; 10 = Memory write; 11 = Reserved.

1:0

Channel Number Mode Select: 00 = Channel 4; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.

Channel 4 must be programmed in cascade mode. This mode is not the default.

I/O Port 0D8h (WO)

DMA Clear Byte Pointer Command, Channels 7:4

I/O Port 0DAh (WO)

DMA Master Clear Command, Channels 7:4

I/O Port 0DCh (WO)

DMA Clear Mask Register Command, Channels 7:4

I/O Port 0DEh (WO)

DMA Write Mask Register Command, Channels 7:4

Table 4-25. DMA Channel Control Registers (Continued)

Bit

Description

CS5530 数据表(PDF) 210 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 210 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS5530 数据表(PDF) 210 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 210 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载