| 数据搜索系统,热门电子元器件搜索 |
|
CS5530 数据表(PDF) 212 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5530 数据表(HTML) 212 Page - National Semiconductor (TI) |
|
212 / 241 page ![]() www.national.com 212 Revision 4.1 Register Descriptions (Continued) Table 4-27. Programmable Interval Timer Registers Bit Description I/O Port 040h Write PIT Timer 0 Counter 7:0 Counter Value Read PIT Timer 0 Status 7 Counter Output: State of counter output signal. 6 Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No. 5:4 Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, fol- lowed by MSB. 3:1 Current Counter Mode: 0-5. 0 BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal). I/O Port 041h Write PIT Timer 1 Counter (Refresh) 7:0 Counter Value Read PIT Timer 1 Status (Refresh) 7 Counter Output: State of counter output signal. 6 Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No. 5:4 Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, fol- lowed by MSB. 3:1 Current Counter Mode: 0-5. 0 BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal). I/O Port 042h Write PIT Timer 2 Counter (Speaker) 7:0 Counter Value Read PIT Timer 2 Status (Speaker) 7 Counter Output: State of counter output signal. 6 Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No. 5:4 Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, fol- lowed by MSB. 3:1 Current Counter Mode: 0-5. 0 BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal). I/O Port 043h (R/W) PIT Mode Control Word Register 7:6 Counter Select: 00 = Counter 0; 01 = Counter 1; 10 = Counter 2; 11 = Read-back command (Note 1). 5:4 Current Read/Write Mode: 00 = Counter latch command (Note 2); 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, followed by MSB. 3:1 Current Counter Mode: 0-5. 0 BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal). Notes: 1. If bits [7:6] = 11: Register functions as Read Status Command Bit 5 = Latch Count, Bit 4 = Latch Status, Bit 3 = Select Counter 2, Bit 2 = Select Counter 1, Bit 0 = Select Counter 0, and Bit 0 = Reserved 2. If bits [5:4] = 00: Register functions as Counter Latch Command Bits [7:6] = Selects Counter, and [3:0] = Don’t care |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |