PC87373 datasheet(123/174 Pages) NSC

123 / 174 page

9.0 Glue Functions (Continued)

123

www.national.com

Revision 1.1

9.2.8

CNR Downstream Codec Dynamic Control

This function generates the CDC_DWN_RST signal, which enables the audio CNR board.

An active low codec reset signal (CDC_DWN_RST) is generated either when an active (low) AUD_LINK_RST is received

or when CNR Downstream Codec is disabled (CDC_DWN_ENAB = high).

The level of the CDC_DWN_ENAB system configuration signal is controlled as follows:

Externally, by connecting a pull-down resistor between the CDC_DWN_ENAB pin and GND (in this case, the output

buffer of GPIO14 must be disabled; see Section 3.14.4 on page 64)

Internally, by enabling the output buffer of GPIO14 and by writing the required level for CDC_DWN_ENAB to bit 4 of

GPDO1 (or GPDIO1) register; see Section 5.4.3 on page 78 (in this case, it is not necessary to remove the pull-down

resistor if it is connected between the CDC_DWN_ENAB pin and GND).

Figure 30 shows a simplified diagram of the circuit that generates the CDC_DWN_RST signal.

Figure 30. CDC_DWN_RST Generation (Simpliﬁed Diagram)

For the AC characteristics, see CNR Downstream Codec Dynamic Control on page 172.

9.2.9

Hard-Disk LED Indicator Control

This function generates the HD_LED signal, which controls the Hard Drive, red LED indicator.

The Hard Drive LED is turned on by an active low HD_LED signal, generated when at least one of the PRIMARY_HD or

SECONDARY_HD or SCSI pins is active (low).

Figure 31 shows a simplified diagram of the circuit that generates the HD_LED signal.

Figure 31. HD_LED Generation (Simpliﬁed Diagram)

9.2.10 SMBus Voltage Translation

This function performs “passive” level translation between the VDD3-powered 3V_DDCSCL and 3V_DDCSDA signals and

the VDD5-powered 5V_DDCSCL and 5V_DDCSDA signals, respectively, for interfacing the Data Display Channel.

The signals connected to the 3V_DDCSCL, 3V_DDCSDA, 5V_DDCSCL and 5V_DDCSDA pins are compatible with Intel's

SMBus (Speciﬁcation Rev 1.1, Dec. 11, 1998) two-wire synchronous serial interface speciﬁcations.

10 K

Ω

Buffer

CDC_DWN_RST

CDC_DWN_ENAB

AUD_LINK_RST

GPIO14

Input

Buffer

Output

220

Ω

HD_LED

VDD3

SCSI

PRIMARY_HD

LED

SECONDARY_HD

PC87373 数据表(PDF) 123 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 123 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载