| 数据搜索系统,热门电子元器件搜索 |
|
LAN9252/ML 数据表(PDF) 227 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 数据表(HTML) 227 Page - Microchip Technology |
|
227 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 227 LAN9252 12.14.1 TYPE REGISTER 12.14.2 REVISION REGISTER 12.14.3 BUILD REGISTER Offset: 0000h Size: 8 bits Bits Description ECAT Type PDI Type Default 7:0 EtherCAT Controller Type C0h = Microchip. RO RO C0h Offset: 0001h Size: 8 bits Bits Description ECAT Type PDI Type Default 7:0 EtherCAT Controller Revision RO RO 02h Offset: 0002h-0003h Size: 16 bits Bits Description ECAT Type PDI Type Default 15:0 EtherCAT Controller Build [7:4] = minor version [3:0] = Maintenance version RO RO 0000h Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |