数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN9252/ML 数据表(PDF) 222 Page - Microchip Technology

部件名 LAN9252/ML
功能描述  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

LAN9252/ML 数据表(HTML) 222 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 218Page - Microchip Technology LAN9252/ML Datasheet HTML 219Page - Microchip Technology LAN9252/ML Datasheet HTML 220Page - Microchip Technology LAN9252/ML Datasheet HTML 221Page - Microchip Technology LAN9252/ML Datasheet HTML 222Page - Microchip Technology LAN9252/ML Datasheet HTML 223Page - Microchip Technology LAN9252/ML Datasheet HTML 224Page - Microchip Technology LAN9252/ML Datasheet HTML 225Page - Microchip Technology LAN9252/ML Datasheet HTML 226Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 222 / 329 page
background image
LAN9252
DS00001909A-page 222
 2015 Microchip Technology Inc.
12.13.8
ETHERCAT PROCESS RAM WRITE COMMAND REGISTER (ECAT_PRAM_WR_CMD)
This read/write register is used in conjunction with the EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_-
DATA) and the EtherCAT Process RAM Write Address and Length Register (ECAT_PRAM_WR_ADDR_LEN) to per-
form write operations to the EtherCAT Core Process RAM.
Offset:
314h
Size:
32 bits
Bits
Description
Type
Default
31
PRAM Write Busy (PRAM_WRITE_BUSY)
When a 1 is written to this bit, the write operation is started beginning at the
EtherCAT Core Process RAM location specified in PRAM Write Address
(PRAM_WRITE_ADDR) for the length specified in PRAM Write Length
(PRAM_WRITE_LEN). This bit will remain set until the entire write operation
is complete, at which time the bit will self-clear.
Writing a 0 to this bit has no affect.
R/W
SC
0b
30
PRAM Write Abort (PRAM_WRITE_ABORT)
Writing a 1 to this bit will cause the write operation in process to be canceled.
The PRAM Write Busy (PRAM_WRITE_BUSY) will be cleared and the Write
Data FIFO, along with the status bits, will be reset. This bit will self-clear.
Writing a 0 to this bit has no affect.
R/W
SC
0b
29:13
RESERVED
RO
-
12:8
PRAM Write Space Available Count (PRAM_WRITE_AVAIL_CNT)
This field indicates the number of times that the EtherCAT Process RAM
Write Data FIFO (ECAT_PRAM_WR_DATA) can be written without further
need to check the status.
This field is decremented when the a entire DWORD of data is written into
the EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_DATA).
This field increments as data is read from the FIFO and placed into the Ether-
CAT Core.
RO
10000b
7:1
RESERVED
RO
-
0
PRAM Write Space Available (PRAM_WRITE_AVAIL)
This field indicates that the EtherCAT Process RAM Write Data FIFO
(ECAT_PRAM_WR_DATA) has available space for data to be written.
RO
1b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com