数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN9252/ML 数据表(PDF) 218 Page - Microchip Technology

部件名 LAN9252/ML
功能描述  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

LAN9252/ML 数据表(HTML) 218 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 214Page - Microchip Technology LAN9252/ML Datasheet HTML 215Page - Microchip Technology LAN9252/ML Datasheet HTML 216Page - Microchip Technology LAN9252/ML Datasheet HTML 217Page - Microchip Technology LAN9252/ML Datasheet HTML 218Page - Microchip Technology LAN9252/ML Datasheet HTML 219Page - Microchip Technology LAN9252/ML Datasheet HTML 220Page - Microchip Technology LAN9252/ML Datasheet HTML 221Page - Microchip Technology LAN9252/ML Datasheet HTML 222Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 329 page
background image
LAN9252
DS00001909A-page 218
 2015 Microchip Technology Inc.
12.13.4
ETHERCAT CSR INTERFACE COMMAND REGISTER (ECAT_CSR_CMD)
This read/write register is used in conjunction with the EtherCAT CSR Interface Data Register (ECAT_CSR_DATA) to
perform read and write operations with the EtherCAT Core CSRs.
Note 4:
WORD and DWORD accesses must be aligned on the proper address boundary according to the following
table.
Offset:
304h
Size:
32 bits
Bits
Description
Type
Default
31
CSR Busy (CSR_BUSY)
When a 1 is written to this bit, the read or write operation (as determined by
the R_nW bit) is performed to the specified EtherCAT Core CSR in CSR
Address (CSR_ADDR).
This bit will remain set until the operation is complete, at which time the bit
will self-clear. In the case of a read, the clearing of this bit indicates to the
Host that valid data can be read from the EtherCAT CSR Interface Data Reg-
ister (ECAT_CSR_DATA).
Writing a 0 to this bit has no affect.
The host should not modify the ETHERCAT_CSR_CMD and ETHER-
CAT_CSR_DATA registers unless this bit is a 0.
R/W
SC
0b
30
Read/Write (R_nW)
This bit determines whether a read or write operation is performed by the
Host to the specified EtherCAT Core CSR.
0: Write
1: Read
R/W
0b
29:19
RESERVED
RO
-
18:16
CSR Size (CSR_SIZE)
This field specifies the size of the EtherCAT Core CSR in bytes.
Valid values are 1, 2 and 4. The host should not use invalid values. Note 4.
R/W
0h
15:0
CSR Address (CSR_ADDR)
This field selects the EtherCAT Core CSR that will be accessed with a read
or write operation. This is a byte address which is the format used to specify
the offsets of the EtherCAT Core CSRs.
Note 4.
R/W
00h
TABLE 12-14: ETHERCAT CSR ADDRESS VS. SIZE
CSR_SIZE[2:0]
CSR_ADDR[1:0]
1
00b, 01b, 10b, 11b
2
00b, 10b
400b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com