| 数据搜索系统,热门电子元器件搜索 |
|
LAN9252/ML 数据表(PDF) 116 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 数据表(HTML) 116 Page - Microchip Technology |
|
116 / 329 page ![]() LAN9252 DS00001909A-page 116 2015 Microchip Technology Inc. 10.2.6.3 Quad Data Write The SPI Quad Data Write instruction inputs the instruction code and address bytes one bit per clock and inputs the data four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This instruction is not supported in SQI bus protocol. The SPI slave interface is selected by first bringing SCS# active. The 8-bit SQDW instruction, 62h, is input into the SIO[0] pin, followed by the two address bytes. The address bytes specify a BYTE address within the device. The data follows the address bytes. The data is input into the SIO[3:0] pins starting with the msn of the LSB. The remain- ing nibbles are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In the event that 32-bits are not written when the SCS# is returned high, the write is considered invalid and the register is not affected. The SCS# input is brought inactive to conclude the cycle. Figure 10-14 illustrates a typical single and multiple register quad data write. FIGURE 10-14: SPI QUAD DATA WRITE SPI Quad Data Write Single Register SCK (active high) SIO0 00 11 X Instruction 1 Address SIO1 d e c A 1 3 SPI Quad Data Write Multiple Registers 00 Z SCK (active low) SCS# X 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 2 5 2 6 2 7 X 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 2 5 2 6 2 7 X X i n c A 1 2 A 1 1 A 1 0 A 9 A 8 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 SCK (active high) SIO0 X Instruction Address SIO1 d e c A 1 3 ... Z SCK (active low) SCS# ... X 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 2 5 2 6 2 7 X 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 2 5 2 6 2 7 X X i n c A 1 2 A 1 1 A 1 0 A 9 A 8 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 ... ... 0 Data D 5 D 4 D 1 Z X D 1 7 D 2 5 D 0 D 1 3 D 1 2 D 2 4 D 1 6 D 2 8 D 2 9 X Data D 6 D 2 D 1 4 D 1 8 D 2 6 D 3 0 D 7 D 3 D 1 5 D 1 9 D 2 7 D 3 1 Z X Z X Data Data D 9 D 8 D 2 1 D 2 0 D 1 0 D 2 2 D 1 1 D 2 3 SIO2 Z SIO3 Z 2 8 2 9 3 0 3 1 3 2 2 8 2 9 3 0 3 1 3 2 ... ... ... ... Data 1... Data m Data m+1... Data n D 5 D 4 D 1 D 0 D 1 3 D 1 2 D 1 7 D 2 5 D 2 4 D 1 6 D 2 8 D 2 9 Z X X Data 1... Data m Data m+1... Data n ... ... Data 1... Data m Data m+1... Data n D 6 D 2 D 1 4 D 1 8 D 2 6 D 3 0 Z X ... ... Data 1... Data m Data m+1... Data n D 7 D 3 D 1 5 D 1 9 D 2 7 D 3 1 Z X D 5 D 4 D 1 D 0 D 1 3 D 1 2 D 6 D 2 D 1 4 D 7 D 3 D 1 5 D 1 7 D 2 5 D 2 4 D 1 6 D 2 8 D 2 9 D 1 8 D 2 6 D 3 0 D 1 9 D 2 7 D 3 1 SIO2 Z SIO3 Z 00 11 1 00 0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |