LAN9252SLASHML datasheet(120/329 Pages) MICROCHIP

120 / 329 page

LAN9252

DS00001909A-page 120

 2015 Microchip Technology Inc.

11.0

ETHERNET PHYS

11.1

Functional Overview

The device contains PHYs A and B.

The A and B PHYs are identical in functionality. PHY A connects to the EtherCAT Core port 0 or 2. PHY B connects to

EtherCAT core port 1. These PHYs interface with their respective MAC via an internal MII interface.

The PHYs comply with the IEEE 802.3 Physical Layer for Twisted Pair Ethernet and can be configured for full duplex

100 Mbps (100BASE-TX / 100BASE-FX) Ethernet operation. All PHY registers follow the IEEE 802.3 (clause 22.2.4)

specified MII management register set and are fully configurable.

11.1.1

PHY ADDRESSING

The address for PHY A is set to 0 or 2, based on the device mode, and the address for PHY B is fixed to 1.

In addition, the addresses for PHY A and B can be changed via the PHY Address (PHYADD) field in the PHY x Special

Modes Register (PHY_SPECIAL_MODES_x). For proper operation, the addresses for PHYs A and B must be unique.

No check is performed to assure each PHY is set to a different address.

11.2

PHYs A & B

The device integrates two IEEE 802.3 PHY functions. The PHYs can be configured for either 100 Mbps copper

(100BASE-TX) or 100 Mbps fiber (100BASE-FX) Ethernet operation and include Auto-Negotiation and HP Auto-MDIX.

11.2.1

FUNCTIONAL DESCRIPTION

Functionally, each PHY can be divided into the following sections:

• 100BASE-TX Transmit and 100BASE-TX Receive

• Auto-Negotiation

• HP Auto-MDIX

• PHY Management Control and PHY Interrupts

• PHY Power-Down Modes

• Wake on LAN (WoL)

• Resets

• Link Integrity Test

• Cable Diagnostics

• Loopback Operation

• 100BASE-FX Far End Fault Indication

Note:

Because PHYs A and B are functionally identical, this section will describe them as the “PHY x”, or simply

“PHY”. Wherever a lowercase “x” has been appended to a port or signal name, it can be replaced with “A”

or “B” to indicate the PHY A or PHY B respectively. In some instances, a “1” or a “2” may be appropriate

instead. All references to “PHY” in this section can be used interchangeably for both the PHYs A and B.

LAN9252/ML 数据表(PDF) 120 Page - Microchip Technology

LAN9252/ML 数据表(HTML) 120 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载