数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5530 数据表(PDF) 126 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 CS5530
功能描述  Geode??CS5530 I/O Companion Multi-Function South Bridge
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

CS5530 数据表(HTML) 126 Page - National Semiconductor (TI)

Back Button CS5530 Datasheet HTML 122Page - National Semiconductor (TI) CS5530 Datasheet HTML 123Page - National Semiconductor (TI) CS5530 Datasheet HTML 124Page - National Semiconductor (TI) CS5530 Datasheet HTML 125Page - National Semiconductor (TI) CS5530 Datasheet HTML 126Page - National Semiconductor (TI) CS5530 Datasheet HTML 127Page - National Semiconductor (TI) CS5530 Datasheet HTML 128Page - National Semiconductor (TI) CS5530 Datasheet HTML 129Page - National Semiconductor (TI) CS5530 Datasheet HTML 130Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 241 page
background image
www.national.com
126
Revision 4.1
Functional Description (Continued)
3.7.2.3
IRQ Configuration Registers
The CS5530 provides the ability to set and clear IRQs
internally through software control. If the IRQs are config-
ured for software control, they will not respond to external
hardware. There are three registers provided for this fea-
ture:
• Internal IRQ Enable Register
• Internal IRQ Mask Register
• Internal IRQ Control Register
Internal IRQ Enable Register - This register configures
the IRQs as internal (software) interrupts or external
(hardware) interrupts. Any IRQ used as an internal soft-
ware driven source must be configured as internal.
Internal IRQ Mask Register -Eachbit in theMaskregis-
ter individually disables the corresponding bit in the Con-
trol Register.
Internal IRQ Control Register - This register allows indi-
vidual software assertion/deassertion of the IRQs that are
enabled as internal and unmasked.
The bit formats for these registers are given in Table 3-69.
Table 3-69. IRQ Configuration Registers
Bit
Description
F3BAR+Memory Offset 1Ah-1Bh
Internal IRQ Enable Register (R/W)
Reset Value = 0000h
Note: Must be R/W as a WORD.
15
IRQ15 Internal: Configure IRQ15 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
14
IRQ14 Internal: Configure IRQ14 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
13
Reserved: Set to 0.
12
IRQ12 Internal: Configure IRQ12 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
11
IRQ11 Internal: Configure IRQ11 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
10
IRQ10 Internal: Configure IRQ10 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
9
IRQ9 Internal: Configure IRQ9 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
8
Reserved: Set to 0.
7
IRQ7 Internal: Configure IRQ7 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
6
Reserved: Set to 0.
5
IRQ5 Internal: Configure IRQ5 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
4
IRQ4 Internal: Configure IRQ4 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
3
IRQ3 Internal: Configure IRQ3 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.
2:0
Reserved: Set to 0.
Note: This register must be read and written as a WORD.
F3BAR+Memory Offset 1Ch-1Dh
Internal IRQ Control Register (R/W)
Reset Value = 00000000h
15
Assert Masked Internal IRQ15: 0 = Disable; 1 = Enable.
14
Assert Masked Internal IRQ14: 0 = Disable; 1 = Enable.
13
Reserved: Set to 0.
12
Assert Masked Internal IRQ12: 0 = Disable; 1 = Enable.
11
Assert masked internal IRQ11: 0 = Disable; 1 = Enable.
10
Assert Masked Internal IRQ10: 0 = Disable; 1 = Enable.
9
Assert Masked Internal IRQ9: 0 = Disable; 1 = Enable.
8
Reserved: Set to 0.
7
Assert Masked Internal IRQ7: 0 = Disable; 1 = Enable.
6
Reserved: Set to 0.
5
Assert Masked Internal IRQ5: 0 = Disable; 1 = Enable.
4
Assert Masked Internal IRQ4: 0 = Disable; 1 = Enable.
3
Assert Masked Internal IRQ3: 0 = Disable; 1 = Enable.
2:0
Reserved: Set to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com