CS5530 datasheet(129/241 Pages) NSC

129 / 241 page

Revision 4.1

129

www.national.com

Functional Description (Continued)

3.8.2

Video Accelerator

The CS5530 off-loads the processor from several comput-

ing-intensive tasks related to the playback of full motion

video. By incorporating this level of hardware-assist, a

CS5530/GXLV processor based system can sustain 30

frames-per-second of MPEG quality video.

3.8.2.1

Line Buffers

The CS5530 accepts an 8-bit video stream from the pro-

cessor and provides three full MPEG resolution line buff-

ers (3x360x32-bit). MPEG source horizontal resolutions

up to 720 pixels are supported. By having three line buff-

ers, the display pipeline can read from two lines while the

next line of data is being loaded from the processor. This

minimizes memory bandwidth utilization by requiring that

a source line be transferred only once per frame. Peak

bandwidth is also reduced by requiring that the video

source line be transferred within the horizontal line time

rather than forcing the transfer to occur during the active

video window. This efficient utilization of memory band-

width allows the processor and graphics accelerator an

increased opportunity to access the memory subsystem

and improves overall system performance during video

playback.

3.8.2.2

Video Port Protocol

The video port operates at one-half the processor’s core

clock rate and utilizes a two-wire handshake protocol. The

VID_VAL input signal indicates that valid data has been

placed on the VID_DATA[7:0] bus. When the CS5530 is

ready to accept data, it asserts VID_RDY to indicate that a

linebufferisfreetoaccept thenextline. When both

VID_VAL

and

VID_RDY

are

asserted,

VID_DATA

advances.

The VID_RDY signal is driven by the CS5530 one clock

early to the processor while the VID_VAL signal is driven

by the processor coincident with valid data on VID_DATA.

A sample timing diagram is shown in Figure 3-24.

Figure 3-24. Video Port Protocol

VID_CLK

VID_VAL

8CLKs

8 + 2CLKs

VID_RDY

2CLKs

3CLKs

VID_DATA[7:0]

8CLKs

Note: VID_CLK = CORE_CLK/2

CS5530 数据表(PDF) 129 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载