CS5530 datasheet(201/241 Pages) NSC

201 / 241 page

Revision 4.1

201

www.national.com

DDC Clock: This is the DDC clock bit. It is used to clock the DDC_SDA bit.

Palette Bypass: Selects whether graphics or video data should bypass the gamma RAM:

0 = Video data; 1 = Graphics data.

Video/Graphics Color Key Select: Selects whether the video or graphics data stream will be used for color/chroma key-

ing. 0 = Graphics data is compared to color key; 1 = Video data is compared to color key.

19:17

Power Sequence Delay: This field selects the number of frame periods that transpire between successive transitions of

the power sequence control lines. Valid values are 001h to 111h.

16:14

CRT Sync Skew: This 3-bit field represents the number of pixel clocks to skew the horizontal and vertical syncs that are

sent to the CRT. This field should be programmed to 100 as the baseline. The syncs may be moved forward or backward

relative to the pixel data via this register. It is used to compensate for the pipeline delay through the graphics pipeline.

Flat Panel Dither Enable: This bit enables flat panel dithering. It enables 24 bpp display data to be approximated with an

18-bit flat panel display. 0 = Disable; 1 = Enable.

XGA Flat Panel: This bit enables the FP_CLK_ EVEN output signal which can be used to demultiplex the FP_DATA bus

into even and odd pixels. 0 = Standard flat panel; 1 = XGA flat panel.

Flat Panel Vertical Synchronization Polarity: Selects the flat panel vertical sync polarity:

0 = FP vertical sync is normally low, transitioning high during sync interval.

1 = FP vertical sync is normally high, transitioning low during sync interval.

Flat Panel Horizontal Synchronization Polarity: Selects the flat panel horizontal sync polarity:

0 = FP horizontal sync is normally low, transitioning high during sync interval.

1 = FP horizontal sync is normally high, transitioning low during sync interval.

CRT Vertical Synchronization Polarity: Selects the CRT vertical sync polarity:

0 = CRT vertical sync is normally low, transitioning high during sync interval.

1 = CRT vertical sync is normally high, transitioning low during sync interval.

CRT Horizontal Synchronization Polarity: Selects the CRT horizontal sync polarity:

0 = CRT horizontal sync is normally low, transitioning high during sync interval.

1 = CRT horizontal sync is normally high, transitioning low during sync interval.

Flat Panel Data Enable: Enables the flat panel data bus:

0 = FP_DATA [17:0] is forced low;

1 = FP_DATA [17:0] is driven based upon power sequence control.

Flat Panel Power Enable: The transition of this bit initiates a flat panel power-up or power-down sequence:

0 -> 1 = Power-up flat panel;

1 -> 0 = Power-down flat panel.

DAC Power-down (active low): This bit must be set to power-up the video DACs. It can be cleared to power-down the

video DACs when not in use. 0 = DACs are powered down; 1 = DACs are powered up.

Reserved: Set to 0.

DAC Blank Enable: This bit enables the blank to the video DACs.

0 = DACs are constantly blanked; 1 = DACs are blanked normally.

CRT Vertical Sync Enable: Enables the CRT vertical sync. Used for VESA DPMS support. 0 = Disable; 1 = Enable.

CRT Horizontal Sync Enable: Enables the CRT horizontal sync. Used for VESA DPMS support.

0 = Disable; 1 = Enable.

Display Enable: Enables the graphics display pipeline. It is used as a reset for the display control logic.

0 = Reset display control logic; 1 = Enable display control logic

Offset 08h-0Bh

Video X Register (R/W)

Reset Value = xxxxxxxxh

31:27

Reserved: Set to 0.

26:16

VideoXEndPosition: This field represents the horizontal end position of the video window according to the following

formula: Position programmed = screen position + (H_TOTAL – H_SYNC_END) – 13.

15:11

Reserved: Set to 0.

10:0

Video X Start Position: This field represents the horizontal start position of the video window according to the following

formula: Position programmed = screen position + (H_TOTAL – H_SYNC_END) – 13.

Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers (Continued)

Bit

Description

CS5530 数据表(PDF) 201 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 201 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS5530 数据表(PDF) 201 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 201 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载