PC87373 datasheet(163/174 Pages) NSC

163 / 174 page

13.0 Device Characteristics (Continued)

163

www.national.com

Revision 1.1

13.4.4 LPC Interface Timing

The AC characteristics of the LPC interface meet the PCI Local Bus Specification (Rev 2.2 December 18, 1998) for 3.3V DC

signaling.

PCI_CLK and PCI_RESET

Symbol

Parameter

Min

Max

Units

tCYC

1. The PCI may have any clock frequency between nominal DC and 33 MHz. Device operational

parameters at frequencies under 16 MHz are guaranteed by design rather than by testing. The

clock frequency may be changed at any time during the operation of the system as long as the

clock edges remain “clean” (monotonic) and the minimum cycle high and low times are not vio-

lated. The clock may only be stopped in a low state.

PCI_CLK Cycle Time

tHIGH

PCI_CLK High Time2

2. Not tested. Guaranteed by characterization.

tLOW

PCI_CLK Low Time2

−

PCI_CLK Slew Rate2,3

3. Rise and fall times are speciﬁed in terms of the edge rate measured in V/ns. This slew rate must

be met across the minimum peak-to-peak portion of the clock wavering (0.2 * VDD3 to 0.6 *

VDD3) as shown below.

V/ns

−

PCI_RESET Slew Rate2,4

4. The minimum PCI_RESET slew rate applies only to the rising (de-assertion) edge of the reset

signal and ensures that system noise cannot make an otherwise monotonic signal appear to

bounce in the switching range.

mV/ns

tHIGH

tLOW

tCYC

0.6 VDD

0.2 VDD

0.5 VDD

0.4 VDD

0.3 VDD

0.4 VDD3 p-to-p

(minimum)

VDD3 = 3.3V ±10%

PC87373 数据表(PDF) 163 Page - National Semiconductor (TI)

PC87373 数据表(HTML) 163 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载