 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
PC87373 数据表(PDF) 164 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87373 数据表(HTML) 164 Page - National Semiconductor (TI) |
|
|
164 / 174 page  13.0 Device Characteristics (Continued) 164 www.national.com Revision 1.1 LPC Signals Symbol Figure Description Reference Conditions Min Max Unit tVAL Outputs Output Valid Delay After RE of CLK 11 ns tON Outputs Float to Active Delay After RE of CLK 2 ns tOFF Outputs Active to Float Delay After RE of CLK 28 ns tSU Inputs Input Setup Time Before RE of CLK 7 ns tHL Inputs Input Hold Time After RE of CLK 0 ns tPDR Reset Outputs Rise Propagation Delay From RE of PCI_RESET to RE of PCIRST_OUT, PCIRST_OUT2 30 ns tR Reset Outputs Rise Time PCIRST_OUT, PCIRST_OUT2 50 ns tPDF Reset Outputs Fall Propagation Delay From FE of PCI_RESET to FE of IDE_RSTDRV 20 ns tF Reset Outputs Fall Time IDE_RSTDRV15 ns Leakage Only Leakage Only 0.285 VDD 0.615 VDD 0.4 VDD 0.4 VDD PCI_CLK LAD3 −LAD0, LDRQ, SERIRQ Outputs tVAL tON tOFF VDD3 = 3.3V ±10% tVAL LAD3 −LAD0, SERIRQ Output Enabled 0.4 VDD 0.4 VDD PCI_CLK LAD3 −LAD0, LFRAME PCI_RESET, SERIRQ Inputs VDD3 = 3.3V ±10% tHL tSU LPCPD |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
