CS5530 datasheet(110/241 Pages) NSC

110 / 241 page

www.national.com

110

Revision 4.1

Functional Description (Continued)

Physical Region Descriptor Format

Each physical memory region to be transferred is

described by a Physical Region Descriptor (PRD) as illus-

trated in Table 3-58. When the bus master is enabled

(Command Register bit 0 = 1), data transfer proceeds until

each PRD in the PRD table has been transferred. The bus

master does not cache PRDs.

The PRD table consists of two DWORDs. The first

DWORD contains a 32-bit pointer to a buffer to be trans-

ferred. This pointer must be 16-byte aligned. The second

DWORD contains the size (16 bits) of the buffer and the

EOT flag. The size must be in multiples of 16 bytes. The

EOT bit (bit 31) must be set to indicate the last PRD in the

PRD table.

Programming Model

The following steps explain how to initiate and maintain a

bus master transfer between memory and an IDE device.

Software creates a PRD table in system memory.

Each PRD entry is 8 bytes long, consisting of a base

address pointer and buffer size. The maximum data

that can be transferred from a PRD entry is 64 KB. A

PRD table must be aligned on a 4-byte boundary.

ThelastPRD in aPRD tablemust have the EOT bit

set.

Software loads the starting address of the PRD table

by programming the PRD Table Address Register.

Software must fill the buffers pointed to by the PRDs

with IDE data.

Write 1 to the Bus Master Interrupt bit and Bus

Master Error (Status Register bits 2 and 1) to clear

the bits.

Set the correct direction to the Read or Write Control

bit (Command Register bit 3).

Engage the bus master by writing a “1” to the Bus

Master Control bit (Command Register bit 0).

The bus master reads the PRD entry pointed to by

the PRD Table Address Register and increments the

address by 08h to point to the next PRD. The transfer

begins.

The bus master transfers data to/from memory

responding to bus master requests from the IDE

device. At the completion of each PRD, the bus

master’s next response depends on the settings of

the EOT flag in the PRD. If the EOT bit is set, then the

IDE bus master clears the Bus Master Active bit

(Status Register bit 0) and stops. If any errors

occurred during the transfer, the bus master sets the

Bus Master Error bit Status Register bit 1).

Table 3-58. Physical Region Descriptor Format

DWORD

Byte 3

Byte 2

Byte 1

Byte 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9

Memory Region Physical Base Address [31:4] (IDE Data Buffer)

Reserved

Size [15:4]

CS5530 数据表(PDF) 110 Page - National Semiconductor (TI)

CS5530 数据表(HTML) 110 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载