数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC87373 数据表(PDF) 108 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
部件名 PC87373
功能描述  LPC SuperI/O with Glue Functions
PDF  174 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NSC [National Semiconductor (TI)]
网页  http://www.national.com
标志 NSC - National Semiconductor (TI)

PC87373 数据表(HTML) 108 Page - National Semiconductor (TI)

Back Button PC87373 Datasheet HTML 104Page - National Semiconductor (TI) PC87373 Datasheet HTML 105Page - National Semiconductor (TI) PC87373 Datasheet HTML 106Page - National Semiconductor (TI) PC87373 Datasheet HTML 107Page - National Semiconductor (TI) PC87373 Datasheet HTML 108Page - National Semiconductor (TI) PC87373 Datasheet HTML 109Page - National Semiconductor (TI) PC87373 Datasheet HTML 110Page - National Semiconductor (TI) PC87373 Datasheet HTML 111Page - National Semiconductor (TI) PC87373 Datasheet HTML 112Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 174 page
background image
7.0 Fan Speed Control (Continued)
108
www.national.com
Revision 1.1
7.3 FAN SPEED CONTROL REGISTERS
The following abbreviations are used to indicate the Register Type:
q
R/W
= Read/Write.
q
R
= Read from a specific register (write to the same address is to a different register).
q
W
= Write (see above).
q
RO
= Read Only.
q
WO
= Write Only. Reading from the bit returns 0.
q
R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.
q
R/W1S = Read/Write 1 to Set. Writing 1 to a bit sets its value to 1. Writing 0 has no effect.
7.3.1
Fan Speed Control Register Map
7.3.2
Fan Speed Control Pre-Scale Register (FCPSR)
This register controls the clock of the PWM counter. It is reset by hardware to 00h.
Note: The contents of this register must not be changed when the corresponding FANCTL_EN bit in FSCMCF1 or
FSCMCF2 register is set (see Section 3.15.3 on page 68), as this may produce unpredictable results.
Power Well: VDD3
Location:
Device specific
Type:
R/W
Table 40. Fan Speed Control Register Map
Offset
Mnemonic
Register Name
Type
Power Well
Section
Device specific1
1. The location of this register is defined in Section 3.15.1 on page 67.
FCPSR
Fan Speed Control Pre-Scale
R/W
VDD3
7.3.2
Device specific1
FCDCR
Fan Speed Control Duty Cycle
R/W
VDD3
7.3.3
Bit
76
5
43210
Name
CLK_SEL
PRE-SCALE
Reset
0
0
0
00000
Bit
Description
7
CLK_SEL (Clock Select). This bit selects the input clock for the clock divider.
0: 24 MHz (default)
1: 200 KHz
6-0
PRE-SCALE (Pre-Scale Value). The clock divider for the input clock (24 MHz or 200 KHz) is PRE-SCALE + 1.
Writing 0000000b (default) to these bits transfers the input clock directly to the counter. The maximum clock
divider is 124 (7Bh +1). These bits must not be programed with the values 7Ch, 7Dh, 7Eh and 7Fh as this may
produce unpredictable results.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com