| 数据搜索系统,热门电子元器件搜索 |
|
LAN9252/ML 数据表(PDF) 207 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 数据表(HTML) 207 Page - Microchip Technology |
|
207 / 329 page ![]() 2015 Microchip Technology Inc. DS00001909A-page 207 LAN9252 Note 3: Timing is designed for a system load between 10 pF and 25 pF. 12.9.7.2 Back-to-Back MII Connection Timing With the previously listed MII TX and RX timings, back-to-back connections should use a TX shift value of 3 or 0. FIGURE 12-8: MII RX TIMING TABLE 12-5: MII RX TIMING VALUES Symbol Description Min Max Units Notes tclkp MII_RXCLK period 40 - ns tclkh MII_RXCLK high time tclkp * 0.4 tclkp * 0.6 ns tclkl MII_RXCLK low time tclkp * 0.4 tclkp * 0.6 ns tsu MII_RXD[3:0], MII_RXER, MII_RXDV setup time to rising edge of MII_RXCLK 5.0 - ns Note 3 thold MII_RXD[3:0], MII_RXER, MII_RXDV hold time after rising edge of MII_RXCLK 6.0 - ns Note 3 MII_RXCLK tsu MII_RXD[3:0], MII_RXER MII_RXDV tclkh tclkl tclkp thold tsu thold thold tsu (input) thold |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |