数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN9252/ML 数据表(PDF) 206 Page - Microchip Technology

部件名 LAN9252/ML
功能描述  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

LAN9252/ML 数据表(HTML) 206 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 202Page - Microchip Technology LAN9252/ML Datasheet HTML 203Page - Microchip Technology LAN9252/ML Datasheet HTML 204Page - Microchip Technology LAN9252/ML Datasheet HTML 205Page - Microchip Technology LAN9252/ML Datasheet HTML 206Page - Microchip Technology LAN9252/ML Datasheet HTML 207Page - Microchip Technology LAN9252/ML Datasheet HTML 208Page - Microchip Technology LAN9252/ML Datasheet HTML 209Page - Microchip Technology LAN9252/ML Datasheet HTML 210Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 329 page
background image
LAN9252
DS00001909A-page 206
 2015 Microchip Technology Inc.
12.9.7
EXTERNAL PHY TIMING
Since the EtherCAT Core does not use the PHY transmit clock, proper timing must be ensured based on the common
25 MHz reference clock (which is output to the external PHY via the MII_CLK25 pin). To aid in this, the EtherCAT Core
has the TX shift feature enabled. This feature can delay the generation of the transmit signals from the EtherCAT Core
by 0ns, 10ns, 20ns or 30ns. This value is manually set using tx_shift_strap[1:0].
12.9.7.1
MII Connection Timing
The MII interface TX and RX timing is as follows:
Note 1:
Timing is designed for a system load between 10 pF and 25 pF.
Note 2:
Assumes TX shift value of 2, add 10 ns for each increment of TX shift (shift values of 3, 0, and 1 in order).
FIGURE 12-7:
MII TX TIMING
TABLE 12-4:
MII TX TIMING VALUES
Symbol
Description
Min
Max
Units
Notes
tclkp
MII_CLK25 period
40
-
ns
tclkh
MII_CLK25 high time
tclkp * 0.45 tclkp * 0.55
ns
tclkl
MII_CLK25 low time
tclkp * 0.45 tclkp * 0.55
ns
tval
MII_TXD[3:0], MII_TXEN output valid from rising edge
of MII_CLK25 Note 2
-
10.0
ns
Note 1
thold
MII_TXD[3:0], MII_TXEN output hold from rising edge
of MII_CLK25 Note 2
0-
ns
Note 1
MII_CLK25
MII_TXD[3:0]
MII_TXEN
tclkh
tclkl
tclkp
tval
thold
(output)
tval
tval
thold



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com